# This Page Is Inserted by IFW Operations and is not a part of the Official Record

### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

THIS PAGE BLANK (USPTO)




## WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



# INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

1) International Patent Classification 6			(11) International Publication Number:	WO 96/23612
B23B 35/00, B29C 65/48, B29 B32B 31/18, H05K 3/22, 3/30,	D 9/00,	A1	(43) International Publication Date:	8 August 1996 (08.08.96
1) International Application Number:	PCT/US	96/014	(81) Designated States: CA, JP, KR, DE, DK, ES, FR, GB, GR, IE	European patent (AT, BE, CF, IT, LU, MC, NL, PT, SE).
2) International Filing Date: 2	February 1996 (	02.02.9	)	
•	S 22	J 4.	Published With international search rep	ort
0) Priority Data: 2 February	1995 (02.02.95)	1	With international search reports	( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )
N - 2. A - 3 - 44	3 1 1 1		CONTRACTOR STANDARDS OF THE DESCRIPTION OF THE PROPERTY OF THE	
(1) Applicant: HESTIA TECHNOLOG Gibralter Court, Sunnyvale, CA 9	IES, INC: {US 4089-1301 (US)	/US]; 1 ).	5	
72) Inventor: WEBER, Patrick, O.; 361 CA 95136 (US).	2 Cuen Court,		c. 1 d st. 1 d d d d d d d d d d d d d d d d d d	7 1 6 1 Y
74) Agent: KREBS, Robert, E., Burns, L L.L.P., P.O. Box 1404, Alexandri	oane, Swecker a, VA 22313-1	& Mat	<ul><li>1 計画できる おって ・カケー・カー・カイ</li></ul>	
	:		- C - C	Section 1
•				1, 1
		, 10 7	1907 2001, 183, 182-24, 1980, Inc. 1907 27 1 1 2 200 200	$\mathcal{F}_{i}(\mathcal{A}, \mathcal{E}_{i}) = \mathcal{F}_{i}^{i}$
		, 135t	The section of the Community of the Comm	A Section 1
	,	•	Set and the set of the	
	1			101
	1.	٠.		i
	: ' 1			



(57) Abstract

A method for making multi-tier laminate substrates for electronic device packaging is provided wherein a spacing mechanism (12, 14. 16) is used to protect the bond fingers (32) of a trace on a lower tier of the laminated substrate (34) when a milling bit (46) is used to cut an opening above a die cavity in the multi-tier substrate.

#### 明明,江西北京是江

the property of the property of the party and the second of the

and will refer to the street properties and the contest of the more than the street of the street of

#### wise man to be with

In the fabrication of a new authorized and the last the last the last through a contract the court and improve our contributed and the facilities of feelings as of one not mapped to the profits of the feeling contributed the feeling of the feeling contributed the feeling contributed of exchange contributed and exchange contributed the feeling contributed to the feeling contributed the feeling contributed to the feeling contributed the feeling con

#### FOR THE FURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

			·		
AM 118	Warmenia (6) 1911 LE 1096 COMS Austria	er Gpi	United Kingdom	.MW.	Malawi
At				'MX'	Mexico
AU	Australia	GN	Guinea	NE	Niger
1 20.883 (D	Barbados) [[1] [10] [[1] [[1] [[1] [[1]]] [[1]] Belgium	`,CR	Grace and a his hoston and a	NL -	Netherlands
SE	Belgium	HU	Hungary	'NO (	'Norway'
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
567 <b>8</b> 9870	Bulgaria ber of the control of the bening th	<b>T</b>	Italy 100 15 years for the control of	PL IT	Poland
BJ	Benin	, Jb,	Japan Sanda	·iT;	Portuga.
BŘ	Brazil	KE	Kenya	RO	Romania
- 1 150 BA -U.	Brazil  Belarus S 331 . 1960 District Article  Canada  Canada	KG.	Kyrgystan	ŖU	Russian Federation
CA	Canada	KP	Democratic People's Republic	SD 2.5	Sudan
~.	Central All Kath Kephblic		OI KOTEL .	SE	Sweden
$- (\zeta_{i}^{\dagger} CG_{j}^{\dagger} -)$	Congo Switzerland	KR	Republic of Korea	SG	Singapore
СН	Switzerland'	KZ	Kazakhatan (1)	SI 'E' '	Slovenia
CI	Côte d'Ivoire	u	Liechtenstein	SK	Slovakia
CM CN	Cameroon	LK	Sri Lanka	SN	Senegal
	China	LR	Liberia - 1782 i Sei y 18 i na grad	SZ	Swazilànd
CS	Czechoslovakia	LT	Lithuania	TD	Chad
CZ	Czech Republic	LU	Luxembourg	TG	Togo
DE	Germany	LV	Larvia	TJ	Tajikistan
DK	Denmark	MC	Monaco	TT	Trinidad and Tobago
EE	Estonia	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	UG	Uganda
. <b>F</b> I	Finland	ML '	Mali	US	United States of Americ
FR	Prance	MN	Mongolia	UZ	Uzbekistan
GA	Gabon .	MR	Mauritania	VN	Viet Nam

V Litt W

5

10

proceedings of

### METHODS OF MAKING MULTI-TIER LAMINATE SUBSTRATES FOR ELECTRONIC DEVICE PACKAGING

#### Field of the Invention

The present invention relates to packaging for semiconductor devices, particularly to multi-tier electronic device packages, more particularly to multitier laminate substrates for integrated circuit packaging.

### Background of the Invention

In the fabrication of semiconductor devices there is an on-going need to reduce packaging costs and improve the electrical and thermal performance of the packages. Package sizing is also important, especially the profile or height. of the package, when mounted to a printed wiring board or printed circuit board. Complicating the situation is the increasing complexity of electronic components such as integrated circuits which require a high pin count package to electrically connect the device to a user system, Codes to all to identify distinguishing to the PCT on the color of pumpiled for a least of their a rainst

Electronic circuits for complex systems such as digital computers. typically are comprised of a multiplicity of interconnected integrated circuit chips. The integrated circuit chips are made from a semiconductor material - 15 such as silicon or gallium arsenide, and microscopic circuits are formed on the top surface of the chips by photolithographic techniques. In a conventional form of construction, the integrated circuit chips are mounted in respective 11:

Smile of the Co.

111 : - -

.11. 1.60

WO 96/23612 PCT/US96/01428

ceramic packages, and the ceramic packages are mounted on a printed wiring board or printed circuit board. The majority of the ceramic packages are co-fired ceramic packages that are formed by overlaying multiple layers of ceramic in their green state and then simultaneously firing the layers to form a monolithic body. The ceramic packages have numerous external pins which are mechanically attached by solder or socket to conductor patterns printed on a printed circuit board.

tario di Brilli carrilli il uni ara englicabi laborato le cultibratio dell'imperatora chaptistic

Each ceramic package has a central cavity receiving an integrated circuit chip, and a set of conductors called leads connecting the enternal pins to the integrated circuit chip. Typically the leads are provided by a thick film conductor pattern includes a number of bonding areas spaced around the central cavity of the package. When an integrated circuit is received in the central cavity, the bonding areas align with respective bonding pads formed in metallization layers on the surface of the integrated circuit chip. The bonding areas of the package are connected to the bonding pads on the thip by thin flexible segments of bonding wife or initial tape that are bonded by thermocompression or thermosonic conding to the bonding areas and pads:

With processor speeds moving through 100 MHz and continually upward, the relatively high dielectric constant of alumina ceramic used in ceramic packages is occoming difficult to deal with in terms of semiconductor

the ceramic substrate causes significant design problems. Plastic integrated circuit packages have evolved as a cost-effective replacement for ceramic packages. Modern laminate based molded packages offer electrical, thermal and design performance that matches and often times exceeds that of ceramic packages at a lower cost. Electrically, laminate substrates have a clear advantage over co-fire ceramic with both lower resistance wiring and lower dielectric constant. Essentially, electrical designs can be implemented in less than half the volume (and half the number of layers) as an equivalent ceramic

Laminate based packages offer design flexibility in terms of electrical design and final package configuration that is unsurpassed by any other packaging technology. The ability to use the substrate as the basis of the impackage, in writually any form factor, increases the cost effectiveness of the allows for any level of environmental protection necessary. Along with high electrical performance and high density wiring capability, laminate based packages have thermal expansion characteristics that match those of printed circuit boards very closely. This thermal expansion match is important for 20 preventing thermally induced stress that can quickly fatigue solder joints and estress both the package and the board. There is a continuing need for a cost-

the lost garaging and he Summary of the Invention

with this was an reducing the coupling the edge and edge and with the

The present invention is a novel process for forming electronic device

packages based on laminate substrates. Using a substrate as the basis for

molded packages has resulted in very high wiring densities and fine geometries

5 in the die earity. The process also produces substrates suitable for multiple tier bonding in plastic packages and in plastic multiple chip modules.

In accordance with one embodiment of the present invention, a method but as a provided wherein a spacing layer is used to protect the bond fingers of a provided wherein a spacing layer is used to protect the bond fingers of a provided wherein a spacing layer is used to protect the bond fingers of a provided wherein a spacing layer is used to cut an accordance when a milling bit is used to cut an

Sovied 10 122 opening above aidie cavity in the substrate. Donly britis \_\_ inthe

thouse and raying grain mond is it and redireged generalized to most do to obtain the accordance with another embodiment of the present invention, a feweral clearance ring is routed in the bottom surface of the top layer of the substrate prior to damination. After lamination, a milling bit is traced along the path of the clearance ring to course opening above a die cavity in the substrate without above damaging a circuit on a lower layer with the milling bit.

Taylor principle of distance with yet another embodiment of the invention, a method of a provided for shaping multiple layers of no-flow or low flow prepreg with a larger of the invention of the invention, a method of an invention of the invention, a method of the provided for shaping multiple layers of no-flow or low flow prepreg with a larger of the invention of the invention, a method of the invention of the inven

from becoming clogged with the prepreg as the prepreg heats up due to contact with the rotating bit and in reducing the roughness of the edge of the prepreg where the milling bit has contacted the prepreg. In addition, the film prevents the prepreg layers from sticking together when it is desired to separate them.

pacinger houseless how this high wife restsines an In accordance with another embodiment of the invention, there is provided a method for making multi-tier laminate substrates for electronic device packaging comprising the steps of providing a first laminating layer having a trace on a having a trace on a first side and a second laminating layer having a trace on a first side, making a first window in auspacer laminating layer, making a second window corresponding to the first window in at least one layer of dielectric, making a third window corresponding to the first window in at least one layer of dielectric, laminating together the first laminating layer, the second laminating layer, the spacer laminating layer, and the layers of dielectric to produce a laminated substrate, wherein one layer of the dielectric is located 15 between the trace on the first side of the first laminating layer and a first side of the spacer laminating layer and one layer of the dielectric is located between the trace on the first side of the second laminating layer and a second side of the spacer laminating layer, making vias through the laminated substrate, plating the vias, producing traces on a second side of the first laminating layer and a second side of the second laminating layer, making a first opening in the first laminating layer corresponding to the second window, and treating exposed

surfaces of the laminating layers. Suspendent of the paper of the

5

15

In accordance with another embodiment of this invention, there is provided a method for making multi-tier laminate substrates for electronic device packaging comprising the steps of providing a first laminating layer having a trace on a first side and a second laminating layer having a trace on a first side, making an annular depression in the first side of the first laminating. layer, making a first window corresponding to the annular depression in at least one layer of dielectric, laminating together the first laminating layer, the second laminating layer, and the layer of dielectric to produce a laminated substrate, wherein the layer of dielectric is located between the trace on the first side of the first laminating layer and the trace on the first side of the second laminating layer, making vias through the laminated substrate, plating the vias, producing traces on a second side of the first laminating layer and a second side of the second laminating layer, making a first opening in the first laminating layer corresponding to the annular depression, and treating exposed surfaces of the laminating layers this coroser of territories in basis of a chargeal for

In accordance with another embodiment of the invention, there is provided a method for shaping no-flow or low flow prepreg comprising routing at least two panels of no-flow or low flow prepreg with a film interposed between the panels, wherein the film assists in preventing rough edges on the y 20 panels created by a bit, in preventing the panels from sticking together, and in And the preparing the bit from clogging with the prepregative of the distance of the state of th

The item of a market and daily being by the

÷.

Definitions:

arkouk opk is it wat-filma galdan

CHIP or DIE - a chip of semiconducting material including an integrated

nedraniama kara (t. ) a saltai nera jab (m. n. j. ) ikk (a

PAD - a metallization area placed near the chip's edge to which external

Commence of the first and the properties of the properties and the properties of the comments of

BOND FINGERS a metallization area placed near the edge of a trace to which the opposite end of the external wires are bonded to form an electrical connection between the chip and the trace.

was to big tight, was take again grandmant with only to this for any as more tree.

TRACE - a horizontal metallization geometry which provides an

10 electrical connection between a bond finger and a via, a via and a via, a via and a solder pad, a via and an electrical connector, etc.

VIA - a vertical metallization geometry which provides an electrical

the management of no flow or level purposed with a filter interposed

PREPREG or STANDARD FLOW PREPREG - fiberglass or other fabric which has been saturated with polymer resin and partially cured (or B-staged). Typically having 25% to 45% resin flow as defined by MIL-P-13949F and a gel time of about 100 to 120 seconds.

NO-FLOW PREPREGOOD FLOW FLOW PREPREG - prepreg having 1% to 4% resin flow as defined by MIV-P-13949F and usually no gel time. The terms "no-flow" and "low flow" prepreg are used throughout the specification and claims either together or alone but it should be understood that they refer to essentially the same material depending on whether the prepreg has 1% resin flow up to 4% resin flow: 1982-8

The resin flow percentage is determined using the test specified in MIL
2012 P-13949F. Bias cut 4 plys of preprez 4 ± 0.01 inches on a side. Desiccate

any moisture that has been absorbed by the prepreg. Determine weight within

1010 0.005 grams. Stack all of the squares with the grain of the cloth aligned in the

1010 same direction; and place between two 1/8 inch thick steel caul plates

2013 and maintained account temperature. Place the specimen and plates in a press at

1711 C ± 2.8 °C (340°E ± 53F) and immediately apply 200 ± 25 pounds per

1511 press and cool to room temperature. Die out a circular section 3. 192 ± 0.010

1512 press and cool to room temperature of the specimen. The circular section shall

1513 inches in diameter from the center of the specimen. The circular section shall

2514 be weighed to the nearest 0.005 grams and the result recorded. The percent

for the mild recording to peace made it leaves to be the action

. See an a sum of the constraint of the constra

20

Where  $W_B = Total Weight of Specimen before heat and pressure.$ Weight of central cut-out after heat and pressure

treatments were

un ingérésé mang mang mang Soloketi nid metrolégésése.

1933 A 18 19 The gel time is determined using the test specified in MIL-P-13949F.

Extract dry resin from prepreg (B-stage) by folding or orushing. Allow B-stage resin to fall onto a smooth clean sheet of polyester film such as Mylar or equivalent. Pour collected resin through number 60 mesh wire sieve onto another sheet of film. Carefully weigh 200 ± 20 milligrams of the resin onto a 3 inch by 3 inch sheet of clean waxed papers. Set temperature of cure plate (plateh, hot plate, or melting point apparatus) to 171°C ± 0.5°C on the surface. Make stire that all resin residue from any oprevious test has been

scraped from the surface of the cure plate. Lubricate the surface of the cure plate with montan wax (or other sultable mold release agent). Wipe surface clean free of visible mold release agent with a clean paper towel. Pour the 200 milligram sample of resin on the center of the cure plate. Start a stop watch immediately. Place the tapered end of a round toothpick against the surface of the cure plate (end of toothpick mot in contact with surface of cure plate will have to be elevated slightly). Roll toothpick back and forth, maintaining contact with surface of cure plate until 20 seconds have elapsed.

At this time start stroking the resin immediately, using a circular motion 3/8 inch to 1/2 inch in diameter. Stroke in such a manner that every circle moves part of the resin from center of the pool to the outside, and part of the resin

- Y/O 96/23612 PCT/US96/01428

the pool size to an area 3/4 inch to 7/8 inch in diameter. Keep the toothpick in contact with resin and surface of the cure plate at all times. As the resin becomes stiff, it will not be possible to continue exchanging outside resin with inside resin, but continue stroking with as much exchange as possible without breaking the toothpick. If resin breaks up, continue stroking the largest piece.

If this piece breaks up, continue stroking the largest remaining piece of this portion even though now; a larger piece of the original pool may be present at some other place on the hot plate. When the stroked pieces separates from the het plate, stop the watch. This is the end-noint, and the total elapsed time is the gel time.

CORE layers or sheets of standard flow prepreg stacked and pressed or laminated together to form a core with desired thickness. A core may have copper foil on the outside surfaces. A core may be referred to as a layer in the description and claims relating to the multi-tier laminate substrate.

DIELECTRIC - an adhesive layer made from no-flow or low flow prepreg film-coated with B-staged adhesive or unsupported B-staged film.

Unsupported B-staged film is pure adhesive resin, there is no fiberglass or film that carries the adhesive resin.

aramad rolom alamasia

MILL OR MILLING sproduce a furrow in the surface of a layer of substrate or cut through a fayer (or core) with a milling bit, being concerned with the x, y, and z settings and movements of the milling bit. One of ordinary skill in the art will recognize that milling refers to cutting or shaping with depth or z control.

ROUT OR ROUTING—cut through or shape a layer of substrate with a milling (or routing) bit, being concerned with the x and y settings and movements of the milling bit. One of ordinary skill in the art will recognize that routing refers to culturg or shaping without being concerned with depth or z control.

### Brief Description of the Drawing

Many objects and advantages of the present invention will be apparent to those of ordinary skill in the art when this specification is read in conjunction with the attached drawings wherein like reference numerals are applied to like

15 elements and wherein:

FIG. I is an exploded view of the layers used to construct a multi-tier laminate substrate in accordance with one embodiment of the present invention;

STOR VIOLENCE AND AREA CARRIED OF PROSE WHET IS SEEN DANTO SHOULD

ini er istlenni biblio 1667, 43 15th

FIG. 2 is a sectional view of the layers of FIG. 1 after being laminated together with a milling bit shown that is used to make a window in the top of the laminate substrate;

FIG. 3 is a sectional view of the layers of FIG. 1 after being laminated

together with a laser shown that is used to make a window in the top of the

The later form to y forward later from the 1900 for

abilitat del mere en elles elle accordiacco calla accorde elle fant.

to the translaminate substrate; the water tenonger has agent in the 19 of the

FIG. 4 is a sectional view of layers of dielectric which are used to construct the laminate substrate of the present invention with layers of film interposed therebetween so that multiple layers of dielectric can be milled at the same time;

and the second of film for the same purposes as FIG 4 to make the latter of the second of the same purposes as FIG 4 to make the latter of the same purposes as FIG 4 to make the latter of the same purposes.

FIG. 5 is a sectional view of the layers of EIG. 2 after the window in the top has been made and with a milling bit shown that is used to make a window in the bottom of the laminate substrate;

FIG. 7 is a sectional view of the layers of FIG. 6 with an electronic device wire bonded to the laminate substrate; [1, 2, 4, 4, 5, 4]

divisi pero job codio. Hi in su recentifi

in relation promitte il prioret balance, est le circle

FIG. 8 is a sectional view. fran alternate embodiment for the placement

FIG. 9 is a sectional view of yet another alternate embodiment for the placement of an electronic device; work as a section of the placement of an electronic device; work as a section of the control of

FIG. 10 is an exploded sectional view of the layers used to construct a multi-tier laminate substrate in accordance with another embodiment of the present invention; and accordance with another embodiment of the multi-tier laminate substrate in accordance with another embodiment of the color present invention; and accordance with another embodiment of the multi-tier laminate substrate in accordance with another embodiment of the color present invention; and accordance with another embodiment of the multi-tier laminate substrate in accordance with another embodiment of the color present invention; and accordance with another embodiment of the color present invention; and accordance with another embodiment of the color present invention; and accordance with another embodiment of the color present invention; and accordance with another embodiment of the color present invention; and accordance with another embodiment of the color present invention; and accordance with accordance and accordance with another embodiment of the color present invention; and accordance with accordance accor

device wire bonded to the laminate substrate; partitions (1)

laminate substrate after being laminated together with a milling bit shown that are is used to make a window in the top of the laminate substrate in accordance with another embodiment of the present invention; is 0.19

FIG. 13 is a bottom plan view of the top layer of FIG. 12 before being

15 laminated to the other layers; and

and Time sections will be lavered that the true of contraction

FIG. 14 is a sectional view of the layers of FIG. 12 with an electronic device wire bonded to the laminate substrate.

### Paris, to Detailed Description of the Preferred Embodiments

The present invention provides methods for producing cost-effective,

high performance packages for semiconductor devices. The laminate substrates

of the present invention are used for packaging semiconductor devices, such as

diodes, transistors, and integrated circuits, to protect the device from environmental effects, to provide easy access to the various parts of the device

by means of a lead structure, such that the device can be conveniently attached to the rest of the system, and to facilitate heat transfer out from the device to

the ambient environment. The evolution of semiconductor devices has been to

10 080 increase device density-without increasing and in some cases even reducing chip

area. These high device Consities have freled the need for new and improved

we was the speckinging for these devices. To these it from beening to make the se-

कार शिवास के उन प्राप्त के के ताम को कार 10 रहा दूरित जो का सेन्ता होता है। वाप के कार के विकास

but so It has been discovered that multi-tier semiconductor device packages

the miles of freduced frem multistier laminate substrates can meet these needs, have

15 excellent performance characteristics at from be produced in a cost-effective

Of 9100 to manner. The methods of the present invention will be described as if only one

18 11 to 30 11 package was bing produced from one set of materials. However, as one of

ordinary skill insthesart will recognize, the layers of material can be used in

large panels (e.g., 4 foct by 1.5 feet) cut from larger sheets (e.g., 3 feet by 4

20 last feet) and that a large number of individual packages can be cut out of the large

panels (commonly known as depaneling) for use individually. Further, the

methods of the present invention can be used to produce laminate substrates that

•• WO-96/23612 P.CT/US96/01428

In one embodiment, layers 12 and 16 (FIG. 2) are dielectric layers used to prevent the inner circuits on core 10 and core 18 from shorting out during operation. Layers 12 and 16 are preferably no-flow or low flow prepreg. Basically, they are a b-stage polymer meaning that they are substantially solid 70 37 but have not been fully cured or polymerized. Layers 12 and 16 of dielectric ુક5ક essentially act as an adhesive to hold the layers together. Standard flow prepreg is generally used in the art. However, it was discovered that no-flow and the second or low flow prepreg is particularly advantageous. When using standard flow prepregait is very difficult to prevent the prepreg polymer resin from flowing 10 areas that are required to be exposed as a finished substrate. Whereas, the The Connection or low flow prepregaconforms and adheres to the cores and the circuits in on the cores without flowing into the areas that are to be exposed later while Fig. (still offering the same thermal expansion in the x-y-z directions as the standard appeared after the 1 mination cycle. While B-staged adhesive coated on film can 15 be used, the no-flow or low flow prepreg is preferred because the b-staged adhesive coated on film does not have the same thermal expansion as the core materials.

Core 14 is a layer similar to cores 10 and 18 that is used as a spacer spacer core in one embodiment of the present invention as shown in FIG. 2. Windows 20 of 22, 24, and 26 in layers 12, 16, and core 14 respectively are formed before all a core the layers are laminated together. The windows can be formed by a number

concess methor consists of reading cut windows in the sea layers of

10 6 mg

135 Sec. 35 11. 15.

can be incorporated into multiple types of packages such as small outline

packages, plastic leaded chip carriers. flat-pack packages, quad flat-pack

packages, packages incorporating through-hole arrays, packages incorporating

surface-mount arrays, etc. Eikewise the methods can be used to produce either

cavity up or cavity down packages.

by the law in a FIG. I shows an exploded view of the layers used to produce a multitier laminate substrate in accordance with one embodiment of the present

invention. Cores 10 and 18 are preferably polyimide, bismaleimide triazene, or high temperature epoxy. These laminates are high temperature laminates.

Cores 10 and 18 are prepared for lamination in a manner similar to the production of printed circuit boards. Trace 20 on the top of core 10 and a trace (not shown) on the bottom of core 18 are part of an electrical circuit. The inner traces are produced by the standard-photolithographic method of

photoresisting portions of the surface of the cores 10,18? Imaging the circuit

into the surface. Developing and etching the circuit into the surface. Then

15 into the surface. Preferably, the outer traces on the bottom of core 10 removing the photoresist.

and the top of core 18 are not formed at this time (although they can be) so that they will not be damaged during the process stepsor As one of ordinary skill

will recognize, other methods of producing the traces can be used. For

example, x-ray and electron-beam hithographygean be used particularly when very small dimensions are needed since these are much more expensive and

time-consuming processes.

aish sana

of methods as one of ordinary skill in the art will recognize. However, it has been discovered that two methods are particularly advantageous.

in the very description of the extension of the extension of the contract of the extension of the extension

First, the windows can be removed with a process of micromachining or laser-based micromachining, namely ablation. There are generally three laser options: CO2-based lasers with typical wavelengths of 10.6 µm; ultraviolet 5 excimer lasers with typical wavelengths of approximately 200 to 350 nm; and Nd: YAG lasers operating at a wavelength of 266 mm. Preferably, the ablation technique is photoablation using an ultraviolet, high-power frequencyquadrupled Nd. YAG laser to remove the material in the window as shown in FIG. 3. The Nd: YAG laser 27 is a solid state laser that uses a beam 29 of ultraviolet radiation that reacts with certain materials in a process called ablative photodecomposition, or photoablation. The Nd: YAG laser 27 has b + 2azteadvantages over the CO2-based laser because the process is photochemical rather than thermal, the result is that the cut is clean and the surrounding material is largely unaffected and free of charring. 15

A second method consists of routing out windows in several layers of no-flow or low flow prepreg at once using a milling bit. Dayers 28 of film can be interposed between individual layers 30 of no-flow or low flow prepreg as shown in FIG. 4. In another embodiment shown in FIG.5, multiple layers or plys 30 of no-flow or low flow prepreg can be used together between layers 28 of film. The number of layers or plys 30 of no-flow or low flow prepreg

between layers 28 depends on the limitated substrate. Typically, one, two or even three prepreg panels or plys 30 are placed between the layers of film 28. Therefore, one stack can have multiple sections of one, two or even three panels of no-

5 flow or low flow prepreg between the layers of film during routing

of the part of Preferably, the film 280 is release film so that the panels can be separated out of without damage. With the layers 28 of film between the layers 30 of no-flow prepreg, a milling bit 46 can be used to make the windows. The film helps to

sing the while substitution and shing the modelinder of the converted

heats up as a result of contact with the rotating bit. Likewise, film 28 helps to reduce the rough or jagged edges that are often produced and prevents layers 30 of no-flow or low-drow-prepreg from sticking-togethers. The film can be any of a large variety of materials distinguished characteristics, such as but not constituted to be easy separation of the layers of no-flow prepregs clean edges results around the cut; maintains its mechanical properties at routing temperatures and the cut; maintains its mechanical properties at routing temperatures.

Preferably-polymer-based; etc. This list is only illustrative of desired

characteristics that the material can possess. Likewise, the material does not have to possess all of these characteristics. Some materials that are known to 20 20 work are plastic sheeting; lamination release film, polyvinyl acetate,

this great git. The end of printing and place it for having all knowns

polyvinylfluoride film, and a highly modified polyester with acrylated epoxy

sold under the tradename ?PACOTHANE zi(available from the Paper Corp. of the United States, Pacothane division, New York, New York 10013).

programmed that is one will be the most become that it was a and 26 are made sufficiently large to expose ends or bondofingers 32 of trace 20 and the trace on the bottom of core 18 while substantially covering the remainder of the traces when the layers training to are laminated together as shown in FIG. 2.16 Bond fingers: 32 are any number of rate are bonding areas spaced around the die cavity of the package as required by the or add to design of the package and its associated electronic device as one of ordinary seasons allows for bonding to 4.0 mil heart units not much at doubted with the rouging oit. Likhatiqobeq sib 100 s to Our supplied are with or jag got a lage that are to a point of the work and the contract of th to vive and After the windows and traces have been formed the layers are pressed or 100 is laminated together to formilaminated substrate 34 shown in FIG. 2. In one embodittent; after laminated substrate 34 is formed a plurality of years 36 are made through the laminated substrate. The vias can be made by drilling; laser 150 micromachining (as discussed previously) or either methods recognized by those bof ordinary skill in the art. The size of the wias varies depending on design 100 c 30 requirements. The via hole diameter can range from 2 mils to 30 mils, but of award more typically are 12 mils in diameter. The vias and outside surfaces of cores 10 and 18 are copper plated with known techniques. Then outside surfaces 40

on outside surface 38 of core 18 having bond fingers 42 and a trace (not

§ 1,000

shown) on the outside surface 40 of core 10 are produced by the standard appropriate produced by the standard appropriate

system to an in our of the old-seemes with year of any seeme.

In one embodiment, to gain access to bond fingers 32 and the die cavity, an opening 44 is produced in core 18 by milling out the portion of the layer over the bond fingers as shown in FIG. 2. Opening 44 is not produced in core 18 by milling out the portion of the layer over the bond fingers as shown in FIG. 2. Opening 44 is not produced in core 18 by milling bit and fingers 32 which are not damaged or contaminated. Spacer core 14 is used to protect bond in the produced are not damaged or contaminated. Spacer core 14 is used to protect bond in the produced are not damaged or wiped off by milling bit 46. Spacer core 14 is used to protect bond in the produced are not damaged or wiped off by milling bit 46. Spacer core 14 is used to protect bond in the produced are not damaged or wiped off by milling bit 46. Spacer core 14 is used to protect bond in the produced are not decreased in the z-direction of the produced are not decreased in the z-direction of the produced are not decreased in the z-direction for a milling machine are ± 2 mils.

The produced is produced as a produced are graded and the produced are graded and the produced are graded as a produced

His grander necessary to compensate for variations in the material or with the machine.

in the lift is owner verlove dramaters and materials, such at attentioun or offer

<u>(</u> :

location for an electronic device. Opening 48 is routed out of core 10 with provide a location for an electronic device. Opening 48 is routed out of core 10 with provided a commilling (on routing) bit 46 as shown in FIG. 6. After openings 44 and 48 are located 20% ) formed, solder resist is applied to the laminated substrate so that the traces can have a not be shorted by metallic particles or solder. Additionally, bond fingers 32

and 42 are gold plated with standard techniques. The bond fingers are typically made to be around 0.1 mm wide by 0.5 mm long to accommodate fully the flattened ends of the bonding wires and to allow for some registration errors in the placement of the wires on the bond fingers, however, the bond

5 fingers can be any size compatible with the size of the package and the bonding wives like to the distance of the package and the bonding wires used.

and, and set is produced in core to a smitting out the poets. This level

After the bond fingers have been prepared, an electronic device is

After the bond fingers have been prepared, an electronic device is

attached to the laminated substrate. Electronic device 50 is typically a chip

attached to the laminated substrate. Electronic device 50 is typically a chip

attached to the laminated substrate. Fig. 7), but can be other active having an integrated circuit on the top thereof (FIG: 7), but can be other active

10 devices such as diodes, transistors, etc. Likewise, multiple chips or other

10 devices such as diodes, transistors, etc. Likewise, multiple chips or other

10 devices can be attached to one laminated substrate: In one embodiment, the

11 devices can be attached to one laminated substrate: In one embodiment, the

12 devices can be attached to one laminated substrate:

13 devices can be attached to one laminated substrate:

14 devices can be attached to one laminated substrate:

15 devices can be attached to one laminated substrate:

16 devices can be attached to one laminated substrate:

17 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

19 devices can be attached to one laminated substrate:

19 devices can be attached to one laminated substrate:

10 devices can be attached to one laminated substrate:

11 devices can be attached to one laminated substrate:

12 devices can be attached to one laminated substrate:

13 devices can be attached to one laminated substrate:

14 devices can be attached to one laminated substrate:

15 devices can be attached to one laminated substrate:

16 devices can be attached to one laminated substrate:

17 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated substrate:

18 devices can be attached to one laminated subs

15 fingers 42 on a second tier of the laminated substrate. The bonding wires are tribularly in the second second tier of the laminated substrate. The bonding wires are tribularly in the second second tier of the laminated substrate. The bonding wires are tribularly in the second second tier of the laminated substrate. The bonding wires are tribularly in the second tier of the laminated substrate. The bonding wires are tribularly in the second tier of the laminated substrate.

in the art is aware various diameters and materials, such as aluminum or other a shorten course of histogram at the gold course of histogram course of histogram at the gold course of high-current power devices.

metals, can be used especially for high content points and accompanient of the UL and UL and

In one embodiment, the wires are bonded to the bond fingers using a

20 thermosonic bonding process which uses a combination of heat (approximately 150°C to 200°C) and ultrasonics (approximately 60 to 70 kHz) to obtain a good

bonding process which uses just ultrasonics (approximately 60 to 70 kHz) can also be used. In the thermosonic and similar types of bonding processes, the end of the wire becomes expanded to about two to three times its original

diameter; so the large bond fingers are advantageous. After the electronic device has been attached, the laminated substrate can be used in a conventional plastic package to encapsulate the electronic device. A heat sink 55 can be attached to the plastic package with known methods and is particularly

advantageous to aid in convective heat transfer from the package. Heat sink 55 10 10 itypically is adhesively attached to the laminated substrate. The heat sink can cover substantially ail of surface 40 or can be smaller and cover only part of surface 40 depending on the heat transfer requirements of the design.

PERSON.

In another embodiment shown in FIG. 8 there is no opening 48,

electronic device 50 is die attached to core 10. In vet another embodiment

154 Ocshown in FIG. 9, instead of opening 48, cavity 57 is milled into core 10 and

electronic device 50 is die attached to core 10 in cavity 57. Cavity 57 can be

emilled in core 10 prior to lamination of the substrate or after opening 44 has

crobotherst warmen at it fainted in come 58 and layer 60 before all of the

The thickness of the layers and/or cores of the laminated substrate can be varied greatly depending on the design requirements for the laminated substrate. Typical thicknesses for cores 10 and 18 generally range from 3 to 40

thereon.

mils, and more typically are about 5 mils thick. Core 14 generally ranges from (113 to 10 mils, and more typically is about 4 mils thick. Layers 12 and 16 generally range from 2 to 5 mils in thickness, and more typically are about 3 mils thick.

so one suge son they are a savenage or the me should be

FIG. 11 is an example of a three tier laminated substrate. Laminated substrate 56 of FIG. 11 is produced by substantially the same process as laminated substrate 34 except for the addition of core 58 of high-temperature laminate (such as polyimide, bismale mide triazene, high temperature epoxy, etc.) and layer 60 of dielectric. In one embodiment, core 58 is prepared for lamination in the same manner as cores 10 and 18 such that a trace having bond fingers 62 is formed

will now be described with reference to FIGS 10 and 11 Layer 60 is a dielectric layer of the same material and used for the same purposes as layers bond fingers 62 from being damaged or wiped off by the milling bit. In one embodiment, window 64 is formed in core 58 and layer 60 before all of the same layers are laminated together and is made sufficiently large to expose bond

fingers 32 of trace 20 white substantially covering the remainder of the trace when the layers are laminated together as shown in FIG. 11. Windows 22, 24,

and 26 in layers, 12, 16, and core 14 respectively, are also formed before all of the layers are laminated together. Mindows 22, 24 and 26 are made sufficiently large to expose bond fingers 62 while substantially covering the remainder of the trace when the layers are laminated together as shown in FIG.

11. The windows can be formed by any of the methods previously discussed or by a variety of other methods as one of ordinary skill in the art will recognize.

Countries in the conduition of the relation without of income with more for in

In one embodiment, after the windows and traces have been formed, cores 10, 58 and layer 60 are pressed or laminated together (FIG. 10). These three layers are preferably laminated together first to ensure a good bond 10 between core 10 and layer 60 and layer 60 and core 58 near the bond fingers 32 so that the panel does not tend to delaminate in that area. Then all of the layers are pressed or laminated together to form laminated substrate 56 shown in Fig. 11. In another embodiment, all of the layers can be pressed or laminated together to form laminated substrate 56 after the windows and traces a plurality of vias 36 are made through the laminated substrate and copper plated as discussed above. Then outside surfaces 40 and 38 of cores 10 and 18, are respectively, have traces formed thereon in the same or similar manner as

To gain access to bond fingers 32 and 62 in the die cavity, an opening 44 is produced in core 18. In one embodiment, opening 44 is produced by

that the discussed previously: beed as 192 state discussed to give a people of

he was to it was absenue and of his interest a parameter where it is in

20

milling out the portion of the layer over the bond fingers as discussed previously. Preferably, opening 44 is not produced (although it can be) until after the vias are copper plated so that bond fingers 32 and 62 are not damaged or contaminated. Spacer core 14 is used to protect bond fingers 62 from being damaged or wiped off by the milling bit when opening 44 is produced. Spacer core 14 is of sufficient thickness to compensate for tolerances in the z-direction of the milling bit and for variations in the thickness of the layers as discussed above. Opening 44 can also be formed by the micromachining techniques Then the second come to write and to the course discussed above.

timbe timbe is emilias ou traditionalisty a harrista at a licenstances of a reservice or

Air opening 48 is created in core 10 to provide a location for an electronic device. In one embodiment, opening 48 is routed out of core 10 with a milling bit 46 in the same manner as discussed previously. After openings 44 and 48 are formed, the laminated substrate is solder-resisted so that the traces can not be shorted by metallic particles or solder. Additionally, bond fingers 32, 42 and 62 are gold plated with standard techniques. After the bond fingers have been prepared, an electronic device is attached to the laminated substrate as disclosed previously! In one embodiment, the integrated circuit is wirebonded from pads on the top of the thip to bond fingers 32 on one tier of the laminated substrate with wires 52, to bond fingers 62 with wires 66 on a second tier of the laminated substrate, and to bond fingers 42 on a third tier of the laminated substrate with wires 54. The wires are bonded to the bond fingers using any of the thermosonic, thermocompression, or other known

20

techniques discussed above. Thereafter, the laminated substrate can be used in a conventional plastic package to encapsulate the electronic device. Likewise, heat sink 55 can be attached to the plastic package with known methods and is particularly advantageous to aid in convective heat transfer from the package.

Electronic device 50 can also be attached directly to core 10 as discussed to the land to the state of the st

street in toroid, White mode and place as described nevicusing

FIGS. 12-14 illustrate another embodiment for producing a two tier special produced by business substrate. Laminated substrate 68 of FIG. 14 is produced by business substrately the same process as laminated substrate 34 except that clearance

ring 70 (FIG. 13) in core 72 is used in place of spacing core 14 to protect bond fingers 32. In one embodiment, core 72 is prepared for lamination in the same manner as discussed previously with respect to cores 10 and 18 such that a trace having bond fingers 42 is formed thereon. However, core 72 is thicker than core 18 used in the earlier embodiment so that clearance ring 70 can be 15 corouted into the bottom surface of core 72 before all the layers are assembled

Clearance ring 70 and the additional thickness of core 72 are used as a contribution of the spacer (implace of core 14) to prevent bond fingers 32 from being damaged or wiped off by milling bit 46. In one embodiment, the clearance ring is milled in 2000 in a path that corresponds to a path over bond fingers 32 spaced around the die cavity periphery. The clearance ring can be formed by a number of methods as

that ignor can be mill after the visa are copper plated surphisotal Brigara all

all meaning through the

one of ordinary skill in the art will recognize, but preferably is milled with a milling bit (or routing bit) so that control can be maintained in the z-direction.

a albady sile of

In one embodiment, after the clearance ring and traces on the inner layers have been formed the cores and layers are pressed or laminated together to form laminated substrate 68 shown in FIG. 12. After laminated substrate 68 is formed, a plurality of vias 36 are made and plated as described previously.

Then outside surfaces 40 and 38 of cores 10 and 72, respectively, have traces formed thereon. A trace on outside surface 38 of core 72 having bond fingers 42 and a trace (not shown) on the outside surface 40 of core 10 are produced by the standard photolithographic process or other known processes.

To gain access to bond fingers 32 in the die cavity, an opening 44 is produced in core 72. In one embodiment, opening 44 is produced by milling red that and teer out the portion of the layer over the bond fingers by tracing milling bit 46 along the path of clearance ring 70. Preferably, opening 44 is not produced ંજી છે હતા (although it can be) until after the vias are copper plated so that bond fingers 32 15 are not damaged or contaminated. Clearance ring 70 is of sufficient depth that opening 44 can be formed with milling bit 46-without having to extend the end of the milling bit into proximity of bond fingers 32% In this way; clearance ring 70 can be used to compensate for tolerances in the 2-direction of the milling bit a 5 A' m: 2i < ii = 1and for variations in the thickness of the layers and cores. Typical tolerances to North and the in the z-direction for a milling machine are ± 2 mils. Typical tolerances in the PCT/US96/61428

thickness of the cores are ±44 mils. Therefore, core 72 will typically be about 4 to 6 mils thicker than previously used core 18. The laminated substrate 68 is completed with the attachment of an electronic device as discussed previously and prepared for use in a conventional plastic package to encapsulate the electronic device. Likewise, heat sink 55 can be attached to the plastic package with known methods and is particularly advantageous to aid in convective heat transfer from the package.

In addition, as one of ordinary skill in the art will recognize, an unlimited variety of substrates such as four tier, five tier, etc. can be produced with the methods of the present invention. In addition, different trace-producing methods can be used. Likewise, the steps of the present invention can be varied in their chronological order. For example, the soider resist can be applied before routing the opening(s) in the outer core (and inner cores). The advantage of applying the solder mask before routing the openings is that a curtain coating process can be used, which is a lower cost process. Other examples of variations include, but are not limited to: treating the exposed surfaces of the laminating layers before lamination, such as gold plating the inner layer before lamination; black oxide treating of the copper surfaces to promote adhesion to the dielectric; applying solder mask for other technical reasons; and many other mechanical surface treatments recognized by one of ordinary skill in the art.

The foregoing has described the principles, preferred embodiments and modes of operation of the present invention. However, the invention should viscound be construed as being limited to the particular embodiments discussed.

Thus, the above-described ambodiments should be regarded as illustrative rather than restrictive, and it should be appreciated that variations may be made other than those discussed by workers of ordinary skill in the art without departing from the scope of the present invention as defined by the following claims.

The methods of the present of the addition, as and of ordinary laminar of substances where some as increased as a control of the addition, as an activated as a control of the addition of the activation of the additional ordinary of the additional of the additional

#### THE INVENTION CLAIMED IS TO ASSESSED

1. A method for making multi-tier laminate substrates for electronic

\*Clause 19 30 providing a first laminating layer having a trace on a first side and a

5 second laminating layer having a trace on a first side; and the second laminating layer having a trace on a first side;

making a first window in a spacer laminating layer;

making a second window corresponding to the first window in at least

firm one layer of dielectric; blook and an year on become a subtraction

र्त । esubor qamihating layek; और librarity । mist? To bothing स्था

making a third window corresponding to the first window in at least one

10 layer of dielectric;

layer, the spacer laminating layer, and the layers of dielectric to produce a laminated substrate, wherein one layer of the dielectric is located between the trace on the first side of the first laminating layer and a first side of the spacer laminating layer and a first side of the spacer the first side of the spacer of the dielectric is located between the trace on the first side of the second laminating layer and a second side of the spacer

making vias through the laminated substrate; whister many

second side of the second-laminating layer; graphical reside

second window; and the pathological and the second window; and the pathological and the second window.

treating exposed surfaces of the laminating layers ADVALED I

ting is saking and are substitution

2. The method of Claim's wherein the first opening is produced by milling the first laminating layer so as to not damage the trace on the first side of the second laminating layer.

मा होते हु हा सिंह प्रशेवलकर का अवद्भव अन्य प्रकार **१८** है है है जा स

The method of Claim Murther comprising; Jun.

making a second opening in the second laminating layer of sufficient

size to locate an electronic device thereinchmy fri in you ....

10 layer of defeoution

The method of Claim 3 wherein the first window, second

window, third window, and second opening are produced by routing.

turn' steri substitute, wi crein our layer of he dist mile is ticated relivier the

The method of Claim 3 wherein the first window, second window, third window, and second opening are produced by photoablation.

the first the drive record leaven sing layer and a second side of the rose or

6. The method of Claim 1 wherein the first opening is produced by photoablation.

रक्षार जो। हुम.च्येत्

struct of get 7. and The method of Claim al wherein the treating step comprises:

solder masking the desired exposed surfaces; and it have gold plating the traces on the second side of the first laminating layer and the first side of the second laminating layer.

8000000 The method of Claim The herein the treating step comprises:

Popening; and Pail in the case and one said

gold plating the traces on the second side of the first laminating layer and the first side of the second laminating layer.

before lamination.

window, and third window are made before laminating the layers together.

1100 The method of Claim I further compaising: . 64

making a fourth window in Eathird laminating layer having traces on a

wherein the third laminating layer is located between the layer of

the dielectric contacting the trace on the first side of the second laminating layer

and a layer of dielectric contacting the second side of the spacer laminating to layer.

seast one get of diele ses, .

12. The method of Claim I i wherein the third laminating layer, the second laminating layer and the dielectric between them are laminated together before forming the laminated substrate.

The method of Claim link herein the first opening, is made after the traces on the second side of the first laminating layer and the second side of the second laminating layer so that the traces on the first side of the first laminating layer and the first side of the second laminating layer will be protected.

traces on the first and second sides.

Initials 15 min The imethod of Claim downerein the dielectric is unsupported Bto staged film or prepreg film-coated with B-staged adhesive.

16. (A method for making multi-ties laminate substrates for electronic

providing a first laminating layer having a trace on a first side;

15g no layer; and he ship become say say suppression or provide to repair a bre

making a first window corresponding to the annular depression in at least one layer of dielectric;

has a moral gammalaminating together the first laminating layer, the second laminating layer, and the layer of dielectric to produce a laminated substrate, wherein the

-56

TO MENTAL TO SELECT OF THE POST OF HERE

layer of dielectric is located between the trace on the first side of the first laminating layer and the trace on the first side of the second laminating layer; making vias through the laminated substrate;

yo bacter to good at plating the vias; or sim \$1 mis(1) to bodies and

second side of the second laminating layer; the management of the second laminating layer;

making a first opening in the first laminating layer corresponding to the

annular depression; and some of mile and to be been suffered by

treating exposed surfaces of the laminating layers.

gold plating the interval to a second side of the first eathial ng layer

17. The method of Claim 16 wherein the annular depression is produced by milling.

milling the first laminating layer over the annular depression so as to not

and a damage the trace on the first side of the second laminating layer.

and the first time of the second invincing laver.

15 19. The method of Claim 16 further comprising:

size to locate an electronic device therein an increasing layer of sufficient

opening are produced by photoablation.

- The method of Claim 19 wherein the first window and second opening are produced by routing.
  - 22. The method of Claim 16 wherein the first opening is produced by ablating the first laminating layer over the annular depression so as to not
  - damage the trace on the first side of the second laminating layer no.

are country than common in the Moral acting layer were  $s_{ij} = 6$  and i = 6

23. The method of Claim 16 wherein the treating step comprises:

solder masking the desired exposed surfaces;

gold plating the traces on the second side of the first laminating layer
and the first side of the second laminating layer.

or adirection verified.

10 24. The method of Claim 16 wherein the treating step comprises:

Vel 200 1000 of the solder masking the desired exposed surfaces before making the first

Opening; and order taken as leave to revel a tier time taken and an auditim

gold plating the traces on the second side of the first laminating layer and the first side of the second laminating layer.

annular depression are made before laminating the layers together.

the method of liant 16 further comprising.

before lamination.

15

and by an 27. for The method of Claim 16 further comprising:

first side and a second side; and

wherein the third laminating layer is located between the layer of

dielectric contacting the trace on the first side of the second laminating layer and a layer of dielectric contacting the first side of the first laminating layer.

33. The modice of Count 32 wherein the partis of a

- second laminating layer and the dielectric between them are laminated together before forming the laminated substrate.
- 10 29. The method of Claim 16 wherein the first opening are made after the traces on the second side of the first laminating layer and the second side of the second laminating layer so that the traces on the first side of the first laminating layer and the first side of the second laminating layer will be protected.
  - 30. The method of Claim 16 wherein the dielectric is unsupported B-staged film or prepreg film-coated with B-staged adhesive.
    - 31. A method for shaping no-flow or low flow prepreg, comprising: routing at least two panels of no-flow or low flow prepreg with a film interposed between the panels, wherein the film assists in preventing rough

edges on the panels created by a bit, in preventing the panels from sticking together, and in preventing the bit from clogging with the prepreg.

32. The method of Claim 31 further comprising:

placing a layer of film on outside surfaces of the panels.

and a reger of distornic sen within the flat sole of the first landing ing fryre.

33. The method of Claim 32 wherein the panels of no-flow or low flow prepreg are comprised of at least two adjacent layers of no-flow or low flow prepreg.

be on comment the landaged substance.

the nace on her seems lide or the first tarenating layer and the second lide of the second lide of the first tarenating layer and the second lide of the second lightness of layer to the the the the second lightness of the test.

transcenty by a and an line side of the excond technique tayor will be


demonstration

 $\mathcal{O}_{\mathcal{L}}^{L}$ 

2). The method of chains what else we obtain a management A-

segrafilm of perfer film outed while so mill engage

31. A noticed for surpling no-flow or an idea prices or another distinct and the grant of the artification of the grant of the artification of the grant of the g



SUBSTITUTE SCIEFT (RULE 26)




FIG.\_8






FIG.\_5





SUBSTITUTE SHEET (RULE 26)

Commission with the state of th

TO THE TOTAL





FIG.\_12

| OS-1 | OS-2 |

FIG.\_13

188-18



SUBSTITUTE SHEET (RULE 26)

## INTERNATIONAL SEARCH REPORT

and the strength

International application No. PCT/US96/01428

IPC(6)	SSIFICATION OF SUBJECT MATTER  B23B 35/00; B29C 65/48; B29D 09/00; B32B 31/18; HC  Please See Extra Sheet.		
According to	o International Patent Classification (IPC) or to both nation	onal classification and IPC	<del></del>
B. FIEL	DS SEARCITED		
Minimum id	odumentation searched (classification system followed by 29/830, 846, 832; 83/929 L. 156/160, 155, 250, 256, 2	classification symbols) 63, 268, 272.8; 174/250, 262, 266	219/121:68, 121:69;
	427/96, 97:1261/784, 803, 804		
•	ion searched other than minimum documentation (othe ext		-
Electronic d	lata base consulted during the international search (name o	of data base and, where practicable.	scarch terms used)
C. DOC	UMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where approp	priate, of the relevant passages	Relevant to claim No.
Y  A Y  A	US 5,094,969 A (WARREN) 10 Idocument  US 4,931,134 A (HATKEVITZ ET lentire document)  US 4,908,258 A (HERNANDEZ) 1 docment	AL) 05 January 1990,	1-30  31-33 1-30 
Y	US 4,830,554 A (LOPEZ) 16 May 1	989, entire document	31-33 1-30
A		Carlotte State of the State of	31-33
X Fur	ther documents are listed in the continuation of Box C.	See patent family annex.	
*	special categories of cited documents:  focument defining the general state of the art which is not considered to be of particular refevance.  the cartier document published on or after the international filing date document which may throw doubts on priority claims, or which is crust to establish the publication dust of another citation of other special reason (as specified).  document referring to an oral disclosure, use, exhibition or atter document published prior to the international filing date but later than	date and not in conflict with the applic	he claimed invention cannot be lered to involve an inventive step the chaimed invention cannot be a siep when the document is the document, such combination the art
·	the priority date claimed the international search C	Date of mailing of the international so	
Name and Commis Box PC	d mailing address of the ISA/US sioner of Patents and Trademarks  Tradem. D.C. 20231	FRANCIS J. LORIN JATA Telephone No. (703) 308-0651	Thomas

## INTERNATIONAL SEARCH REPORT THE

International application No.
PCT/US96/01428

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.  1-30  31-33	
Y  A	US 4,522,667 A (HANSON ET AL) 11 June 1985, entire construction document		
Y	US 4,338,149 A (QUASCHNER) 06 July 1982, entire document		
 À		31-33	
Y	US 3,370,203 A (KRAVITZ ET AL) 20 February 1968, entire	1-30	
 A	document	31-33	
Y	US 3,364,087 A (SOLOMAN ET AL) 16 January 1968, entire	1-30	
 A	document	31-33	
: ·			
·			

to be suggested.

2114.

## WE WINTERNATIONAL SEARCH REPORTS HORE &

International application No. PCT/US96/01428

	, !					
A. CLASSIFICATION	ON OF SUBJECT MATT	ER:		. The property of the second	1 1977-16	!
ŲS, CĻ 👉 🦙	1 1 14 14 14 14 14 14 14 14 14 14 14 14	$\rho = (p^2 - p) \cdot (n \cdot w)$	, , <sup>19</sup> 1 ~	· white not	1	
29/830, 846, 852; 8	33/929.1; 156/150, 155, 25					···
127/96, 97, 361/78	4, 803, 804	يد∫همي بلالسيد	, M.H)		• •	ť
56-18		•		1911	HUMY T	· ·
- ' ' ' '			•			
ve.	Abbundoch bu	वसा युक्ता १० १ बन	MH587.JQ3	A CH 20.,	14 21]	• • •
133		•	٠,			A.
į į	•	1				
.67 1	n ny 180 1 yan	WAR COURTE	THAN UNIT	(7. ) (TE.	1.30	
18.5					· · · · · · · · · · · · · · · · · · ·	
· <u>·</u>			•			
100	Lary Page entire	mater (d. TD)	MAMOJIOZ)			ì
##. 151	•			1(.5)	ายางไร <sub> </sub> -	Δ
	•					
•		'		•	,	. ]
i						
			·			•
	•					
1	•	•				
·   ·   ·		÷				
:			•	•		
1		(	•			-
: •	•	٠.				. 1
		,	•		·	į
ŧ						
÷ .						
		••				
,		•			1	
					i	•
! .				• •		
					· !	!
		•				1
	•		•	•		1

THIS PAGE BLANK (USPTO)